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Abstract
In this paper we consider circuit synthesis for n-wire linear re-
versible circuits using the C-NOT gate library. These circuits
are an importantclass of reversiblecircuits with applications to
quantumcomputation. Previous algorithms, based on Gaussian
elimination and LU-decomposition, yield circuits with O
 
n2
gates in the worst-case. However, an information theoretic
bound suggests that it may be possible to reduce this to as few
as O
 
n2=log n

gates.
We give an algorithm that is optimal up to a multiplica-
tive constant, and Q(log n) times faster than previous methods.
While our results are primarily asymptotic, simulation results
show that even for relatively small n our algorithm is faster and
yields smaller circuits than the standard method. The proposed
algorithm has direct applications to the synthesis of stabilizer
circuits, an important class of quantum circuits. Generically
our algorithm can be interpreted as a matrix decomposition al-
gorithm, yielding an asymptotically efﬁcient decomposition of
a binary matrix into a product of elementary matrices.
1 Introduction
A reversible circuit is one that implements a bijective func-
tion, or loosely, a circuit where the inputs can be recovered
from the outputs and all output values are achievable. A ma-
jor motivation for studying reversible circuits is the emerging
ﬁeld of quantum computation [10]. A quantum circuit imple-
ments a unitary function, and is therefore reversible. Circuit
synthesis for reversible computations is an active area of re-
search [3, 7, 11, 13, 9]. The goal in circuit synthesis is, given a
gate library, to synthesize a small circuit performing a desired
computation. In the quantum context, the individual gates cor-
respond to physical operations on quantum states called qubits,
and therefore reducing the number of gates in the synthesized
circuit generally leads to a more efﬁcient implementation.
Linear reversible classical circuits form an important sub-
class of quantum circuits, which can be generated by a single
type of gate called a C-NOT gate (see Figure 1c). This gate
is an important primitive for quantum computation because it
forms a universal gate set when augmented with single qubit
rotations [8]. Moreover, current quantum circuit synthesis al-
gorithmscangeneratecircuitswith blocksofC-NOTgates, and
therefore, synthesis methods that reduce the size of these sub-
blocks would in turn reduce the size of the overall quantum
circuit as well.
Very recently Aaronson and Gottesman [1] showed that the
important class of quantum circuits known as stabilizer circuits
can be synthesized by a short sequence of blocks of C-NOT
gates, phase gates, and Hadamard gates. The Hadamard and
phase gate blocks can be synthesized with a small number of
gates: O(n) gates for an n-wire stabilizer circuit. The gate
count is consequently dominated by the C-NOT blocks. There-
fore, synthesizing these linear reversible blocks is critical. Sta-
bilizer circuits are used for a number of important quantum
applications, including quantum teleportation [4], super-dense
coding [5], and quantum error-correction[10, Chap. 10].
In this paper we consider the problem of synthesizing an ar-
bitrary linear reversible circuit on n wires using as few C-NOT
gates as possible. This problem can be mapped to the prob-
lem of row reducing an nn binary matrix. Until now the best
synthesis methods have been based on standard row reduction
methods such as Gaussian elimination and LU-decomposition,
which yield circuits with O(n2) gates [6]. However, the best
lower bound leaves open the possibility that synthesis with as
few as O
 
n2=log n

gates in the worst case may exist [13].
We present a new synthesis algorithm that meets the lower
bound, and is therefore asymptotically optimal up to a multi-
plicative constant. Furthermore, our algorithm is also asymp-
totically faster than previous methods. Empirical results show
that the proposed algorithm outperforms previous methods
even for relatively small n. Generically our algorithm can be
interpreted as a matrix decomposition algorithm, that yields an
asymptotically efﬁcient elementary matrix decomposition of a
binary matrix. Generalizations to matrices over larger ﬁnite
ﬁelds are straightforward.
2 Background
We can represent the action of an n-input m-output logic gate
as a function mapping the values of the inputs to those of the
outputs: f :
￿ n
2 !
￿ m
2 , where f maps each element of
￿ n
2 to an
element in
￿ m
2 . Here
￿
2 is the two-element ﬁeld, and
￿ n
2 is the
set of all n-dimensional vectors over this ﬁeld. A gate is re-
versible if this function is bijective, that is, f is one-to-one and
onto. Intuitively, this means that the inputs can be uniquely de-
termined from the outputs and all output values are achievable.
For example, the AND gate (Figure 1a) is not reversible since
it maps three input values to the same output value. The NOT
gate(Figure1b),on the otherhand,is reversiblesince bothpos-
sible input values yield unique output values, and both possible
output values are achievable. The controlled-NOT or C-NOT(c)
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Figure 1: Examples of reversible and irreversible logic gates with truth tables a) AND gate b) NOT gate c) C-NOT gate. Both
the NOT and C-NOT gates are reversible while the AND gate is not.
gate, shown in Figure 1c, is another important reversible gate.
This gate passes the ﬁrst input, called the control, through un-
changed and inverts the second, called the target, if the control
is a one. As its truth table shows, this gate is reversible since it
maps each input vector to a unique output vector and all output
vectors are achievable.
A reversible circuit is an acyclic combinational logic circuit
where all gates are reversible and are interconnected without
fanout [13]. An example of a reversible circuit consisting of
C-NOT gates is shown in Figure 2. Note that, as is the case for
reversible gates, the function computed by a reversible circuit
is bijective.
We say a circuit or gate, computing the function f, is linear
if f(x1x2) = f(x1) f(x2) for all x1;x2 2
￿ n
2, where  is the
bitwise XOR operation. The C-NOT gate is an example of a
linear gate:
f ([0 0]) f (x) = f (x) f ([0 1]) f ([1 0]) = f ([1 1])
f (x) f (x) = f ([0 0]) f ([0 1]) f ([1 1]) = f ([1 0])
f ([1 0]) f ([1 1]) = f ([0 1])
The action of any linear reversible circuit on n wires can be
represented by a linear transformation over
￿
2. Speciﬁcally,
we can represent the action of the circuit as multiplication by a
non-singular nn matrix A with elements in
￿
2:
Ax = y;
wherex andy aren-dimensionalvectorsrepresentingthevalues
of the input and output bits respectively. Speciﬁcally, x is a col-
umn vector whose ith entry contains the value of the ith bit of
the input. Similarly, y is a column vector containing the values
of the output bits. The matrix representing a linear reversible
circuit can be derived directly from its truth table: its columns
are simply the outputs for each set of inputs containing a sin-
gle non-zero bit. For example, the ﬁrst column of the matrix is
composed of the output values for the inputs (1 0 00). Note
that these matrices are more compact than the matrices used to
represent arbitrary gates in quantum computing.
Using this matrix representation, the action of a C-NOT gate
corresponds to multiplication by an elementary matrix, which
is theidentitymatrixwithoneoff-diagonalentrysettoone. The
matrix for a C-NOT gate with control i and target j would be
the identity matrix with the entry in the ith column and jth row
set to one. Consider the gate G1 in Figure 2 which has the ﬁrst
wire as its control and the second wire as its target. Its matrix
has a one in the entry in the ﬁrst column and second row.
Multiplicationby an elementarymatrixperformsa row oper-
ation, the addition of one row of a matrix or vector to another.
Applying a series of C-NOT gates corresponds to performing
a series of these row operations on the input vector or equiva-
lently to multiplying it by a series of elementary matrices. For
example, the linear transform computed by the circuit in Fig-
ure 2 is given by
A =
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Note that the matrix operations appear in the reverse order of
the gates in Figure 2, since the gates are applied left to right
while the matrix operations are applied right to left. In the ma-
trix expression above, the matrices would be applied to the in-
put vector in the order G1; G2; ; G5 though they appear in
the reverse order.
To illustrate the mapping between the circuit and its matrix
representation, consider the input [1000]t to the circuit in Fig-
ure 2. After the applicationof gate G1 the wires have the values
[1100]t, corresponding to multiplying the input vector by ma-
trix G1. The application of G2 does not change the values of
the wires. The application of gate G3 changes the wire values
to [1110]t. Again, this corresponds to multiplying the previous
vector by G3. Applying the remaining gates, or equivalently,
multiplyingbythecorrespondingelementarymatricesgivesthe
ﬁnal output value: [1011]t.
We can use the matrix notation to count the number of dif-
ferent n-inputlinear reversible transformations. In order for the
transformationtobereversible,its matrixmustbenon-singular,
in other words, all nontrivial sum of the rows should be non-
zero. There are 2n 1 possible choices for the ﬁrst row, all vec-
tors except for the all zeros vector. There are 2n  2 possible
choices for the second row, since it cannot be the equal to the
ﬁrst row or the all zeros vector. In general, there are 2n 2i 1
possible choices for the ith row, since it cannot be any of the
2i 1 linear combinations of the previous i 1 rows (otherwiseOutput 2
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Figure 2: Reversible circuit example.
the matrix would be singular). Therefore there are
n 1
Õ
i=0
 
2n 2i
unique n-input linear reversible transformations.
Since any non-singular matrix A can be reduced to the iden-
tity matrix using row operations, we can write A as a productof
elementary matrices. Therefore, any linear reversible function
can be be synthesized from C-NOT gates. Moreover, the prob-
lem of C-NOT circuit synthesis is equivalent to the problem of
row reduction of a matrix A representing the linear reversible
function: any synthesis of the circuit can be written as a prod-
uct of elementary matrices equal to A and any such product
yields a synthesis. The size of the synthesized circuit is given
by the number of elementary matrices in the product. Stan-
dard Gaussian elimination and LU-decomposition based meth-
ods requires O(n2) gates in the worst-case [6]. However, the
best lower bound is only W
 
n2=log n

gates [13].
Lemma 1 (Lower Bound) There are n-bit linear reversible
transformation that cannot be synthesized using fewer than
W(n2=log n) C-NOT gates.
Proof Let d be the maximum number of C-NOT gates needed
to synthesize any linear reversible function on n wires. The
number of different C-NOT gates which can act on n wires
is n(n 1). Therefore the number of unique C-NOT circuit
with no more than d gates must be no more than
 
n2 n+1
d,
where we have included a do-nothing NOP gate in addition to
the n2 n C-NOT gates to account for circuits with fewer than
d gates. Since the number of circuits with no more than d C-
NOT gates must be greater than the number of unique linear
reversible function on n wires, we have the inequality
 
n2 n+1
d

n 1
Õ
i=0
 
2n 2i
 2n(n 1): (1)
Taking the log of both the left and right sides of the equations
gives
d 
n(n 1)log2
log(n2 n+1)
=
n2 n
log2(n2 n+1)
= W

n2
log n

: (2)
￿
This lemma suggests a synthesis method yielding smaller cir-
cuits than standard Gaussian elimination may be possible. The
multiplicative constant in this lower bound is 1=2 (assuming
logs are taken base 2).
3 Optimal Synthesis
In this section we present our synthesis algorithm, which
achieves the lower bound given in the previous section. In
Gaussian elimination, row operations are used to place ones
on the diagonal of the matrix and to eliminate any remaining
ones. One row operation is required for each entry in the ma-
trix that is targeted. Since there are n2 matrix entries, O(n2)
row operations are required in the worst case. If instead we
group entries together and use single row operations to change
these groups, we can reduce the number of row operation re-
quired, and therefore the number of gates needed to synthesize
the circuit.
The basic idea is as follows. We ﬁrst partition the columns
of the nn matrix into sections of no more than m columns
each. We call the entries in a particular row and section a sub-
row. For each section we use row operations to eliminate sub-
row patterns that repeat in that section. This leaves relatively
few (< 2m) non-zero sub-rows in the section. These remaining
entries are handled using Gaussian elimination. If m is small
enough (< log2 n), most of the row operations result from the
ﬁrst step, which requires a factor of m fewer row operations
than full Gaussian elimination. As with the Gaussian elimina-
tion based method, our algorithm is applied in two steps; ﬁrst
the matrix is reduced to an upper triangular matrix, the result-
ing matrix is transposed, and then the process is repeated to
reduce it to the identity. Detailed pseudo-codefor the proposed
algorithm is shown in Algorithm 1.
The following example illustrates our algorithm for a 6-wire
linear reversible circuit.
1) Choose m = 2 and partition matrix.
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2) (Step A - section 1) Eliminate duplicate sub-rows.
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3) (Step B - section 1, column 1) One already on diagonal.
4) (Step C - section 1, column 1) Remove remaining ones in
column below diagonal.
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Figure 3: Synthesized C-NOT circuit example. The gates in the right and left boxes correspond to row operations before and
after the transpose step respectively. Those in the left box are in the order the row operations were applied and their controls and
targets are switched. The gates in the right box are in the reverse order that the row operations were applied.
5) (Step B - section 1, column 2) One already on diagonal.
6) (Step C - section 1, column 2) Remove remaining ones in
column below diagonal.
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7) (Step A - section 2) Eliminate duplicate sub-rows below row
2.
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8) (Step B - section 2, column 3) Place one on diagonal.
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9) (Step C - section 2, column 3) Remove remaining ones in
column below diagonal.
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10) Matrix is now upper triangular. Transpose and continue.
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11) (Step A - section 1) Eliminate duplicate sub-rows.
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12) (Step B - section 1, column 1) Because matrix is triangular
and non-singular there will always be ones on the diagonal.
13) (Step C - section 1, columns 1 and 2) Remove remaining
ones in column 1 and then column 2.
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5Algorithm 1: C-NOT Circuit Synthesis
[circuit] = CNOT Synth(A, n, m)
f
// synthesize lower/upper triangular part
[A,circuit l] = Lwr CNOT Synth(A, n, m)
A = transpose(A);
[A,circuit u] = Lwr CNOT Synth(A, n, m)
// combine lower/upper triangular synthesis
switch control/target of C-NOT gates in circuit u;
circuit = [reverse(circuit u) | circuit l];
g
[A,circuit] = Lwr CNOT Synth(A, n, m)
f
circuit = [];
for (sec=1; sec<=ceil(n/m); sec++) // Iterate over column sections
f
// remove duplicate sub-rows in section sec
for (i=0; i<2m; i++)
patt[i] = NOT FOUND; //marker for first positions of sub-row patterns
for (row =(sec-1)*m; row <n; row++)
f
sub-row patt = A[row,(sec-1)*m:sec*m-1];
// if first copy of pattern save otherwise remove
if (patt[sub-row patt] == NOT FOUND)
patt[sub-row patt] = row;
else
A[row,:] += A[patt[sub-row patt],:];
Step A circuit = [C-NOT(patt[sub-row patt],row) | circuit];
g
// use Gaussian elimination for remaining entries in column section
for (col=(sec-1)*m; col<sec*m-1; col++)
f
// check for 1 on diagonal
diag one = 1;
if (A[col,col] == 0)
diag one = 0;
// remove ones in rows below column col
for (row=col+1; row<n; row++)
f
if (A[row,col] == 1)
if (diag one == 0)
A[col,:] += A[row,:];
Step B circuit = [C-NOT(row,col) | circuit];
diag one = 1;
A[row,:] += A[col,:];
Step C circuit = [C-NOT(col,row) | circuit];
g g g g14) (Step A - section 2) Eliminate duplicate sub-rows.
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15) (Step C - section 2, columns 1 and 2) Remove remaining
ones in column 1 and then column 2.
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16) (Step C - section 3, column 1) Remove remaining ones in
column.
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The synthesized circuit is speciﬁed by the row operations and
is shown in Figure 3.
In general, the size of the synthesized circuit is given by the
number of row operations used in the algorithm. By account-
ing for the maximum number of row operations in each step,
we can calculate an upper bound on the maximum number of
gates that could be required in synthesizing an n-wire linear re-
versible circuit. C-NOT gates are added in the steps marked
Step A-C in the algorithm. Step A is used to eliminate the du-
plicates in the subsections. It is called fewer than n+m times
per section (combined for the upper/lower triangular stages of
the algorithm), giving a total of no more than (n+m)dn=me
gates. Step B is used to place ones on the diagonal. It can
be called no more than n times. Step C is used to remove the
ones remaining after all duplicate sub-rows have been cleared.
Since there are only 2m m-bit words, there can be at most as
many non-zero sub-rows below the mm sub-matrix on the
diagonal. Therefore, Step C is called fewer than m(2m +m)
times per section, or fewer than 2dn=mem(2m +m) times in
all. Adding these up we have
row ops  (n+m)
l n
m
m
+n+2
ln
m
m
m(2m+m)

n2
m
+n+n+m+n+2n2m+2nm
+2m2m+2m2:
If m = alog2 n,
row ops 
n2
alog2 n
+3n+alog2 n+2n1+a
+2nalog2 n+2alog2 nna
+2(alog2 n)
2: (3)
If a < 1, the ﬁrst term dominates as n gets large. Therefore
the number of row operations is O(n2=log n). Combining this
result with Lemma 1, we have the following theorem.
Theorem 1 The worst-case size of an n-wire C-NOT circuit is
Q(n2=log n) gates.
InEquation3,a canbechosentobearbitrarilycloseto1. Inthe
limit, the multiplicative constant in the O(n2=log n) expression
becomes 1 (assuming logs are taken base 2). By contrast, the
multiplicative constant in the lower bound in Lemma 1 is 1=2.
This algorithm, in addition to generating smaller circuits
than the standard method, is also asymptotically more efﬁcient
in terms of run time. The execution time of the algorithm
is dominated by the row operations on the matrix, which are
each O(n). Thereforethe overallexecutiontime is O(n3=log n)
compared to O(n3) for standard Gaussian elimination [12, p.
42].
The result in Theorem 1 has direct implications to the prob-
lem of synthesizing an important class of quantum circuits
known as stabilizer circuits. One deﬁnition of a stabilizer cir-
cuit is that it is a quantum circuit consisting of three basic
gates (the C-NOT, the phase, and the Hadamard gates) and the
measurement operation. An important result by Aaronson and
Gottesman [1] shows that any stabilizer circuit can be decom-
posed into a short sequence of blocks of C-NOT gates, phase
gates, and Hadamard gates. Phase and Hadamard gates act on
single qubits. These gates can be thought of geometrically as
performing p=2 and p rotations, respectively, in certain planes.
This means that four consecutive phase gates or two consecu-
tive Hadamard gates compute the identity function, an opera-
tion that leaves the qubit unchanged. Since these gates act on
single qubits each section containing only phase gates can be
synthesized using at most 3n phase gates, where n is the num-
ber of qubits in the circuit. Similarly, each Hadamard section
can be synthesized using at most n Hadamard gates. The size
of the circuit is, therefore, dominated by the C-NOT sections
which Theorem 1 shows can be synthesized using O(n2=logn)
C-NOT gates.
Our algorithm is closely related to Kronrod’s Algo-
rithm(also knownas “TheFourRussians’ Algorithm”)forcon-
struction of the transitive closure of a graph [2]. One important
difference between the two is that in their case the goal was a
fast algorithm for their application, which is only of secondary
concern for our application. Our primary goal is an algorithm
that produces small circuits. Generically, our algorithm can be
interpreted as producingan efﬁcient elementary matrix decom-
position of a binary matrix.
4 Empirical Validation
Though Algorithm 1 is asymptotically optimal, it would be of
interest to know how large n must be before the algorithm be-
gins to outperformstandard Gaussian elimination. For this pur-
pose we have synthesized linear reversible circuits using bothP P
P H
H
P P P
P
P
C
P C P
P
H C P H
H
P
P H
H
H
Figure 4: Stabilizer circuit decomposition given by Aaronson and Gottesman. An example of a stabilizer circuit is shown on
the left along with its decomposition into phase (P), Hadamard (H), and C-NOT (C) gate blocks on the right. The operation
performed by phase and Hadamard gates can be considered to be p=2 and p rotations, respectively, because four consecutive
phase gates or two consecutive Hadamard gates compute the identity function. Therefore, each phase gate block requires at most
3n gates and each Hadamard gate block requires at most n gates, where n is the number of input/output wires. If these blocks
contained more gates, there would be either four or more consecutive phase gates or two or more consecutive Hadamard gates
on a wire. Consequently, the gate count of the decomposed circuit is dominated by the size of the C-NOT blocks which can be
synthesized using O(n2=logn) gates.
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Figure5: PerformanceofAlgorithm1vs. Gaussianelimination
on randomly generated linear reversible functions. Each point
corresponds to the average size of the circuit generated for 100
randomly generated matrices. The x-axis speciﬁes n, the num-
ber of inputs/outputs of the linear reversible circuit, and the
y-axis speciﬁes the average number of gates in the circuit syn-
thesis. ForAlgorithm1,mwaschosentoberound((log2 n)=2).
our method and Gaussian elimination for randomly generated
non-singular 0-1 matrices. The results are summarized in Fig-
ure 5. Our algorithm shows an improvement over Gaussian
elimination for n as small as 8. The size of the circuit synthe-
sized by Algorithm 1 is dependent on the choice m, the size of
the column sections. Here we have somewhat arbitrarily cho-
sen m = round((log2 n)=2). The performance for some values
of n could be signiﬁcantly improved by optimizing this choice.
This would also smooth out the performance curve in Figure 5
for Algorithm 1.
5 Conclusions and Future Work
We have given an algorithm for linear reversible circuit syn-
thesis that is asymptotically optimal in the worst-case. We
show that the algorithm is also asymptotically faster than cur-
rent methods. While our results are primarily asymptotic, em-
pirical results show that even in the ﬁnite case our algorithm
outperforms the current synthesis method. Applications of our
work include quantum circuit synthesis.
While the primary motivations for the synthesis method we
have given here are to provide an asymptotic bound on circuit
complexity and a practical method to synthesize small circuits,
another application is to bounds on circuit complexity for the
ﬁnite case. In particular, we can use our method to determine
an upper bound on the maximum number of gates required to
synthesize any n wire C-NOT circuit. For this application the
particular partitioning of the columns can be very important.
For example, much better bounds can be determined if the size
ofthe sectionsarea functionofthe locationofthe sectionin the
matrix. Sections to the left have more rows below the diagonal
andthereforeshouldbe largerthansections towards the rightof
the matrix which have fewer rows below the diagonal. An on-
going area of work is determining optimal column partitioning
methods.
Our algorithm basically yields an efﬁcient decomposition
for matrices with elements in
￿ 2, and can be generalized
in a straightforward manner for matrices over any ﬁnite
ﬁeld. The asymptotic size of the generalized decomposition
is O(n2=logjFjn), where jFj is the order of the ﬁnite ﬁeld. Our
algorithm,particularlyin this generalizedform,is quite generic
and may lend itself to a wide range of other applications. Re-lated algorithms [2] have applications in ﬁnding the transitive
closure of a graph, binary matrix multiplication, and pattern
matching.
The work of Aaronson and Gottesman [1] shows that our
results are directly applicable to the synthesis of stabilizer cir-
cuits, an important class of quantum circuits. A major area
of future work is extending our results to other classes of re-
versible circuits, particularlyother quantumcircuits. Currently,
there is an asymptotic gap between the best upper and lower
bounds on the worst-case circuit complexity both for general
classical reversible circuits and quantum circuits. The gap for
classical reversible circuits is the same logarithmic factor that
previouslyexistedfor linear reversiblecircuits [13], which sug-
gests it may be possible to extend our methods to this problem.
Our results may also be directly applicable to the general re-
versible circuit synthesis problem. It has been shown that any
reversiblecircuitcanbedecomposedintoa seriesoffourcircuit
blocks: a TblockcomposedofonlyToffoligates(ageneralized
threeinput/outputC-NOTgate),aCblockcomposedofonlyC-
NOT gates, another T block, and ﬁnally an N block composed
of only NOT gates [13]. Any classical reversible circuit can
be synthesized by synthesizing each of the individual blocks.
Synthesizing the N block is trivial, and the results here provide
asymptotically optimal realizations for the C block. Thus, a
synthesis method producing small circuits for the remaining T
blocks could yield small overall circuits. However, unlike for
the case of stabilizer circuits, here the circuit size is not domi-
nated by the C-NOT sections, but rather by the T sections.
While the focus here has been on reducing the number of
gates in the synthesized circuit, in practice the proposed al-
gorithm also typically reduces the circuit depth over Gaussian
elimination based methods. However, modiﬁcations to the pro-
posed algorithm can reduce the circuit depths further, and are
an area of future work.
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